On the Design Complexity of the Issue Logic of Superscalar Machines
نویسندگان
چکیده
In this paper we investigate the complexity of superscalar decode/issue logic assuming primitive gates. We show, assuming that the issuing is performed on the base of opcodes, that the complexity of checking data dependencies is in the order of k3 gates and log k gate delay, k being the issue width, when assuming infinite resources and in-order issuing. In assuming out-of-order issuing the complexities are in the order of 2k gates and log k gate delay, and for out-of-order issuing with renaming in the order of 2k gates and k gate delay. When the resources are restricted we show that the complexity is in the order of nk gates and k2 logn delay, n being the cardinality of the instruction set. Finally, by assuming that the issuing is performed using grouping of instructions rather than opcode specific description the complexity is in the order of mk gates and k2 logm delay, where m is the number of instruction groups.
منابع مشابه
RingScalar: A Complexity-Effective Out-of-Order Superscalar Microarchitecture
RingScalar is a complexity-effective microarchitecture for out-of-order superscalar processors, that reduces the area, latency, and power of all major structures in the instruction flow. The design divides an -way superscalar into columns connected in a unidirectional ring, where each column contains a portion of the instruction window, a bank of the register file, and an ALU. The design exploi...
متن کاملPower- and Complexity-Aware Issue Queue Designs
Current microprocessors are designed to execute instructions in parallel and out of order. In general, superscalar processors fetch instructions in order. After the branch prediction logic determines whether a branch is taken (or not) and its target address, the processor decodes the instructions and renames the register operands, removing name dependences introduced by the compiler. Because pr...
متن کاملThe Improved Performance of Current Microprocessors Brings with It Increasingly Complex and Power-dissipating Issue Logic. Recent Proposals Introduce a Range of Mechanisms for Tackling
Current microprocessors are designed to execute instructions in parallel and out of order. In general, superscalar processors fetch instructions in order. After the branch prediction logic determines whether a branch is taken (or not) and its target address, the processor decodes the instructions and renames the register operands, removing name dependences introduced by the compiler. Because pr...
متن کاملA Near Optimal Approach in Choosing The Appropriate Physical Machines for Live Virtual Machines Migration in Cloud Computing
Migration of Virtual Machine (VM) is a critical challenge in cloud computing. The process to move VMs or applications from one Physical Machine (PM) to another is known as VM migration. In VM migration several issues should be considered. One of the major issues in VM migration problem is selecting an appropriate PM as a destination for a migrating VM. To face this issue, several approaches are...
متن کاملImproving Register File Banking with a Power-Aware Unroller
The complexity of the register file determines the cycle time of high performance wide-issue microprocessors due to the access time and size of this structure. Both parameters are directly related to the number of read and write ports of the register file. Therefore, it is a priority goal to reduce this complexity in order to allow the efficient implementation of complex superscalar machines. T...
متن کامل